Electrical circuits optimization using standard network analysers | IEEE Conference Publication | IEEE Xplore