Verification of Electrical and Geometric Models Using Graph Isomorphism Checking Algorithms

This paper is devoted to presenting the research results of the authors in the field of schematic-topological verification of CMOS IC cells. Methods and tools for verification based on various graph isomorphism analysis algorithms were investigate and developed. The paper presents the results of efficiency evaluation of software based on different algorithms.