Optimization of a Novel Integrated Zener Diode with Polysilicon Structure for Gate Protection in 55 nm BCD Technology | IEEE Conference Publication | IEEE Xplore