Low-Power Multiplier-Less VLSI Design and Implementation of Linear Convolution Using Vedic Mathematics | IEEE Conference Publication | IEEE Xplore