An Efficient SI/PI Co-optimization and Analysis Method for High-Speed Pin Arrays Design | IEEE Journals & Magazine | IEEE Xplore