PCI Express Gen6 FIR Filter Optimization by Space Mapping for Post-Silicon Validation | IEEE Conference Publication | IEEE Xplore