Stress-Related Local Layout Effects in FinFET Technology and Device Design Sensitivity | IEEE Journals & Magazine | IEEE Xplore