Energy-Efficient Dataflow Design for Monolithic 3D Systolic Arrays with Resistive RAM | IEEE Conference Publication | IEEE Xplore