Comparative analysis of two FPGA-based QRS Detection Implementations

The following paper presents results from a hardware prototype comparing two different approaches for detecting QRS complexes in an ECG signal - a multiprocessor design and a design with a custom IP accelerator. The research focuses on the parameters execution time, energy consumption and FPGA logic gates utilization. An entry-level FPGA has been used to make the results more applicable for the common use case.