Exploring Temperature, Power, and Hardware Utilization in Half Adder Implementation on FPGA Platforms | IEEE Conference Publication | IEEE Xplore