A full adder using junction charge-coupled logic

A full adder that is based on three-dimensional charge transport in junction charge-coupled devices (JCCDs) is presented. The basic current uses little chip area and is operated by a three-phase clock. No DC voltages are required for logic operation. The SUM and CARRY signals are calculated within one clock cycle. The concept of this full adder is suited to application in systolic arrays.