Definition of a SoC Architecture for a High-Rate Correlator Bank | IEEE Conference Publication | IEEE Xplore