Loading [MathJax]/extensions/MathMenu.js
On the jitter requirements of the sampling clock for analog-to-digital converters | IEEE Journals & Magazine | IEEE Xplore

On the jitter requirements of the sampling clock for analog-to-digital converters


Abstract:

In this work, the effect of sampling clock jitter on the SNR of an analog-to-digital (AD) conversion is investigated from a practical perspective. Aperture jitter analyse...Show More

Abstract:

In this work, the effect of sampling clock jitter on the SNR of an analog-to-digital (AD) conversion is investigated from a practical perspective. Aperture jitter analyses have been dealing up to now with white spectrum jitter. This assumption does not hold for the output of phase-locked loops (PLL)-like frequency synthesizers, where the spectrum is shaped by the loop transfer function. Based on a linear approximation, a powerful expression for the SNR is derived, applicable to a jitter process with a generic autocorrelation function and generic input signal. A lot of different definitions of jitter are available in the literature; this work addresses also the problem of identifying correctly among them the "effective" jitter for a given SNR. This can be profitably used in the specification as well as verification of the jitter requirements of a frequency synthesizer used as sampling clock generator in the AD converter systems. The results have been checked through numerical simulation.
Page(s): 1354 - 1360
Date of Publication: 07 November 2002

ISSN Information:


References

References is not available for this document.