Efficient Boundary Element Methodology for Analyzing Interconnects in Multilayered PCBs

An efficient methodology to analyze interconnect structures in multilayered printed circuit boards is presented. The proposed methodology demonstrates significant speed up over a state-of-the-art boundary element commercial solver alongside some added accuracy benefits. The proposed methodology is employed to analyze packaging benchmark structures for demonstrating accuracy and efficiency.