A CAD tool for circuit diagram extraction from VLSI layout cells

The design and development of a software tool for verifying VLSI design in a layout format are presented. This tool displays the circuit diagram relative to a layout that is extracted from the layout definition file. This software tool is implemented in the C-language on the Microvax GPX/II workstation and is based on the MAGIC layout editing system.<>