1-Gb/s/pin multi-gigabit DRAM design with low impedance hierarchical I/O architecture | IEEE Conference Publication | IEEE Xplore