By Topic

IEE Proceedings - Circuits, Devices and Systems

Issue 6 • 9 Dec. 2005

Filter Results

Displaying Results 1 - 25 of 29
  • Stray capacitance of a two-layer air-cored inductor

    Publication Year: 2005, Page(s):565 - 572
    Cited by:  Papers (4)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (725 KB)

    A new analytic method for predicting the stray capacitance of a double layer coil with conducting shield and air core is presented. The method involves construction of a two-layer turn-to-turn circuit model, which includes the self-inductance and resistance of each turn, the mutual inductance representing the flux linkage between all turns, and the capacitance between adjacent turns and the capaci... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Low-power exponent architecture in finite fields

    Publication Year: 2005, Page(s):573 - 578
    Cited by:  Papers (3)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (193 KB)

    The paper presents an efficient exponent architecture for public-key cryptosystems in the finite field GF(2/sup m/). Multiplication is the key operation in implementing circuits for cryptosystems, as the process of encrypting and decrypting a message requires modular exponentiation, which can be decomposed into repeated multiplications. Exponentiation is implemented more efficiently by repeatedly ... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Pixel-parallel digital CMOS implementation of image segmentation by region growing

    Publication Year: 2005, Page(s):579 - 589
    Cited by:  Papers (8)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (1061 KB)

    The paper proposes a real-time implementation architecture of image segmentation by region growing for grey-scale and colour video or still pictures. The proposed digital CMOS implementation realises pixel-based fully-parallel processing with a cell network. To verify the effectiveness of the proposed architecture, a full-custom test chip in 0.35 /spl mu/m CMOS technology has been designed, contai... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • High-Q Class E power amplifier analysis using energy conservation

    Publication Year: 2005, Page(s):591 - 596
    Cited by:  Papers (2)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (221 KB)

    Existing analytic treatments of the high-Q Class E power amplifier have provided expressions in terms of trigonometric functions of the load angle and AC phase. By using conservation of energy it is possible to derive simpler expressions involving just AC phase. It is then possible to express the carrier frequency response as low order rational functions in X, the normalised frequency offset. The ... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Efficient BIST scheme for A/D converters

    Publication Year: 2005, Page(s):597 - 604
    Cited by:  Papers (2)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (502 KB)

    As SOC and complex systems usually include analogue IPs, it becomes more important to test analogue devices efficiently. The reason for this is that analogue testing for high quality requires substantial testing costs although the analogue portion in a whole chip or in a system is usually very small. In the paper, an efficient low-cost built-in self-test (BIST) scheme is developed for testing A/D ... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Current controlled third order quadrature oscillator

    Publication Year: 2005, Page(s):605 - 607
    Cited by:  Papers (28)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (147 KB)

    A novel current controlled third order translinear-C quadrature oscillator based on a new second order high input impedance voltage-mode low-pass filter is proposed. The circuit with grounded capacitors enjoys electronically tunable, non-interactive frequency and condition control, generates four quadrature current outputs at high impedance nodes and two quadrature voltage outputs. Design verifica... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Digit-serial AB/sup 2/ systolic architecture in GF(2/sup m/)

    Publication Year: 2005, Page(s):608 - 614
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (257 KB)

    The paper presents a digit-serial-in-serial-out systolic architecture for performing an AB/sup 2/ operation in GF(2/sup m/). If the appropriate digit size is selected, the proposed method can meet the throughput requirement of a specific application with minimum hardware. In addition, the area-time complexity of the pipelined digit-serial AB/sup 2/ systolic architecture is approximately 10.9% lowe... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Distributed arithmetic realisation of cyclic convolution and its DFT application

    Publication Year: 2005, Page(s):615 - 629
    Cited by:  Papers (3)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (778 KB)

    The authors present a new hardware-efficient group distributed arithmetic (GDA) design approach for the one-dimensional (1-D) discrete Fourier transform (DFT). The approach adopts distributed arithmetic (DA) computation and exploits the good features of cyclic convolution to facilitate an efficient realisation of the 1-D N-point DFT using small ROM modules, a barrel shifter, and N accumulators. Th... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Analytical results for the I-V characteristics of a fully depleted SOI-MOSFET

    Publication Year: 2005, Page(s):630 - 632
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (256 KB)

    Explicit formulae for the I-V characteristics of an SOI/SOS MOSFET operating in the fully depleted mode are derived by extending the asymptotic method of Ward. A detailed comparison with test data is presented and the model is shown to be effective over a range of device geometries for a half micrometre technology and voltages up to and including the kink attributable to impact ionisation. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Low-voltage low-power current mode exponential circuit

    Publication Year: 2005, Page(s):633 - 635
    Cited by:  Papers (3)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (699 KB)

    The translinear principle is applied to obtain a low-voltage low-power current mode exponential circuit. The circuit approximates the exponential function through Taylor's series. The total power consumption of this circuit is below 3.5 /spl mu/W with 1 V supply voltage. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Fabrication of very high quantum efficiency planar InGaAs PIN photodiodes through prebake process

    Publication Year: 2005, Page(s):637 - 640
    Cited by:  Papers (1)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (1314 KB)

    The fabrication is reported of large-area (73 /spl mu/m in diameter) front-illuminated planar InGaAs PIN photodiodes on S-doped InP substrates through the prebake process and investigations are made of various Zn diffusion times on a 2.9-/spl mu/m thick absorption layer. As a result of the best tuning of the Zn diffusion time, the large-area planar InGaAs PIN photodiodes achieve a lowest capacitan... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Two efficient structures for 2D digital filter implementation

    Publication Year: 2005, Page(s):641 - 648
    Cited by:  Papers (2)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (456 KB)

    In the paper, a new efficient structure for two-dimensional digital filters with separable denominator, denoted as 2D ZL, is derived based on a set of special polynomial operators. For a (M, N)th order filter, this structure possesses MN+3(M+N)+1 nontrivial parameters plus M+N free parameters, compared to the optimal state-space realisation which has (M+N+1)/sup 2/ nontrivial parameters. The equiv... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Passivity and passification of uncertain fuzzy systems

    Publication Year: 2005, Page(s):649 - 653
    Cited by:  Papers (14)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (158 KB)

    The Takagi-Sugeno (T-S) fuzzy model provides an effective representation of complex nonlinear systems in terms of fuzzy sets and fuzzy reasoning applied to a set of linear input/output submodels. In the paper, the passivity and feedback passification of T-S fuzzy systems with parameter uncertainties are considered. The theoretical results are given in terms of linear matrix inequalities. Numerical... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Programmable low-noise fast-settling fractional-N CMOS PLL with two control words for versatile applications

    Publication Year: 2005, Page(s):654 - 660
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (495 KB)

    Frequency synthesisers are essential parts of various communication systems. The development of application versatile CMOS fractional-N synthesisers has been demanding. In the paper, a novel scheme for programmable fractional-N phase-locked loop based synthesisers is proposed. Two control words are used for achieving the programmability features. The relationships of step size and output frequency... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Improved analytical method for determination of small-signal equivalent-circuit model parameters for InP/InGaAs HBTs

    Publication Year: 2005, Page(s):661 - 666
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (370 KB)

    An improved direct extraction method for determination of the small-signal equivalent-circuit model for InP/InGaAs double heterojunction bipolar transistors is presented. This method is based on an accurate small-signal model, which takes into account the base-emitter and collector-emitter metalisations by using two additional capacitances C/sub mb/ and C/sub mc/. These capacitances (C/sub mb/ and... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Non-sequential linear CMOS phase detector for CDR applications

    Publication Year: 2005, Page(s):667 - 672
    Cited by:  Papers (2)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (186 KB)

    This paper describes a new non-sequential linear phase detector using a standard 0.18 /spl mu/m CMOS process for high-speed clock and data recovery applications. The new phase detector avoids using DFFs or D-latches in order to achieve high operating speeds up to 10 Gbit/s. Its circuit structure is much simpler than the existing half-rate 10 Gbit/s phase detectors reported so far. Consisting of 1 ... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Sigma-delta switching power system to drive voice coil motor in hard disk drives

    Publication Year: 2005, Page(s):673 - 681
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (553 KB)

    The paper presents a switching power system as an alternative to linear power systems driving voice coil motors (VCM) in hard disk drives (HDD). The system is made up of a switching power stage and a suitable modulator. The power stage uses the zero voltage transition technique to control the output voltage slope. The modulator uses the sigma-delta technique and controls the VCM current through a ... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Analogue and mixed-signal extension to SystemC

    Publication Year: 2005, Page(s):682 - 690
    Cited by:  Papers (9)  |  Patents (1)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (321 KB)

    The paper presents a new methodology that enables extensions of SystemC to the analogue domain and allows modelling of mixed-signal and mixed-energy domain systems at arbitrary levels of abstraction. The new language constructs support analogue system variables, analogue components and user-defined ordinary differential and algebraic equations. Support for digital/analogue interfaces has been prov... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Transient modelling of single-electron transistors for efficient circuit simulation by SPICE

    Publication Year: 2005, Page(s):691 - 696
    Cited by:  Papers (5)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (261 KB)

    In the paper, a regime, where the independent treatment of single-electron transistors (SETs) in transient simulations is valid, has been identified quantitatively. It is found that, as in the steady-state case, although the temperature varies, each SET can be treated independently, even in the transient case when the interconnection capacitance is large enough. However, the value of the load capa... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Programmable wide range voltage adder/subtractor and its application as an encoder

    Publication Year: 2005, Page(s):697 - 702
    Cited by:  Papers (2)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (201 KB)

    A new programmable wide range voltage adder/subtractor and its application as a new encoder are presented. The programmable proposed adder/subtractor is based on current conveyor analogue switches. The proposed adder/subtractor yields advantages over previous adders and subtractors in view of the wide operation range covering both positive and negative values and its function to be programmable by... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Pipeline, memory-efficient and programmable architecture for 2D discrete wavelet transform using lifting scheme

    Publication Year: 2005, Page(s):703 - 708
    Cited by:  Papers (5)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (238 KB)

    The use of wavelet transforms is becoming increasingly important in different applications including image compression applications. In the paper the authors propose a dedicated architecture to implement a two-dimensional discrete wavelet transform using a lifting scheme method for image compression application. The advantages of the lifting scheme are lower computational complexity, transforming ... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Series-L/parallel-tuned comparison with shunt-C/series-tuned class-E power amplifier

    Publication Year: 2005, Page(s):709 - 717
    Cited by:  Papers (16)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (233 KB)

    An analysis of the operation of a series-L/parallel-tuned class-E amplifier and its equivalence to the classic shunt-C/series-tuned class-E amplifier are presented. The first reported closed form design equations for the series-L/parallel-tuned ttopology operating under idea switching conditions are given. Furthermore, a design procedure is introduced that allows the effect that nonzero switch res... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Squarewave generators employing OTRAs

    Publication Year: 2005, Page(s):718 - 722
    Cited by:  Papers (7)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (394 KB)

    Two squarewave generators consisting of only one operational transresistance amplifier and minimum external passive elements are presented. The first circuit is a general multivibrator that can produce an approximately symmetrical squarewave with a fixed duty cycle and a variable frequency. The second one can further independently control the on- and off-duty cycles of a squarewave by adjusting th... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Square root domain differentiator

    Publication Year: 2005, Page(s):723 - 728
    Cited by:  Papers (2)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (193 KB)

    A square root domain differentiator is proposed based roughly on the concept of gyrators in linear filters. The differentiator is evaluated independently and a method for its inclusion in larger filters is proposed. The differentiator is used to design a third-order lowpass elliptic filter as an example of filters with finite zeros. View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • 2-Terminal floating bandgap voltage reference

    Publication Year: 2005, Page(s):729 - 734
    Cited by:  Papers (1)  |  Patents (1)
    IEEE is not the copyright holder of this material | Click to expandAbstract | PDF file iconPDF (197 KB)

    A circuit is described for a 2-terminal bandgap voltage reference that is functionally equivalent to a very-low-impedance low-noise 1.2 V Zener diode. The circuit is all-npn, it is simple (it closely resembles five common-emitter stages connected in cascade), yet it is fully compensated for base-current and collector-voltage variations. Being 2-terminal, the circuit can be floated to provide a con... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.