By Topic

IEEE Micro

Issue 2 • April 1991

Filter Results

Displaying Results 1 - 4 of 4
  • System effects of interprocessor communication latency in multicomputers

    Publication Year: 1991, Page(s):12 - 15
    Cited by:  Papers (11)  |  Patents (1)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (823 KB)

    A series of experiments and analyses on five types of hypercube and grid-topology multicomputers, carried out to evaluate interprocessor communication performance, is described. The effects on the system of communication speed, message routing, interprocessor connectivity, and message-passing software/hardware protocols were studied. The experimental results clearly show the difference in interpro... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • RST cache memory design for a highly coupled multiprocessor system

    Publication Year: 1991, Page(s):16 - 19
    Cited by:  Papers (9)  |  Patents (12)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (1759 KB)

    The implementation of a coherence protocol and the cache-memory architecture for a Clipper-based multiprocessor prototype is described. The Clipper was chosen for its high-performance features: fast clock speed, internal caches, internal dual buses, sophisticated pipelining system, and integrated execution units. Previous experience in which a common bus caused the main performance bottleneck moti... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Implementing a DSP-based Petri-net simulation tool

    Publication Year: 1991, Page(s):20 - 23
    Cited by:  Papers (1)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (1216 KB)

    An efficient simulator of Petri nets, suitable for both loosely and tightly coupled parallel systems and featuring high-execution speed, is proposed. This speed is obtained through an optimized software structure on an original hardware architecture that is based on digital signal processors of the TMS320 family. The Petri net class outlined compactly represents a wide range of processes by restri... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Three-dimensional optical architecture and data-parallel algorithms for massively parallel computing

    Publication Year: 1991, Page(s):24 - 27
    Cited by:  Papers (8)
    Request permission for commercial reuse | PDF file iconPDF (2200 KB)
    Freely Available from IEEE

Aims & Scope

IEEE Micro addresses users and designers of microprocessors and microprocessor systems, including managers, engineers, consultants, educators, and students involved with computers and peripherals, components and subassemblies, communications, instrumentation and control equipment, and guidance systems.

Full Aims & Scope

Meet Our Editors

Editor-in-Chief
Erik R. Altman
School of Electrical and Computer Engineering
IBM T.J. Watson Research Center