Scheduled System Maintenance
On Saturday, December 10, single article sales and account management will be unavailable from 5:00 AM-7:30 PM ET.
We apologize for the inconvenience.
By Topic

20-23 Nov. 2011

Filter Results

Displaying Results 1 - 25 of 105
  • [Front cover]

    Publication Year: 2011, Page(s): C1
    Request permission for commercial reuse | PDF file iconPDF (596 KB)
    Freely Available from IEEE
  • [Title page i]

    Publication Year: 2011, Page(s): i
    Request permission for commercial reuse | PDF file iconPDF (79 KB)
    Freely Available from IEEE
  • [Title page iii]

    Publication Year: 2011, Page(s): iii
    Request permission for commercial reuse | PDF file iconPDF (127 KB)
    Freely Available from IEEE
  • [Copyright notice]

    Publication Year: 2011, Page(s): iv
    Request permission for commercial reuse | PDF file iconPDF (109 KB)
    Freely Available from IEEE
  • Table of contents

    Publication Year: 2011, Page(s):v - xiii
    Request permission for commercial reuse | PDF file iconPDF (170 KB)
    Freely Available from IEEE
  • Message from General Co-chairs

    Publication Year: 2011, Page(s): xiv
    Request permission for commercial reuse | PDF file iconPDF (101 KB) | HTML iconHTML
    Freely Available from IEEE
  • Message from Technical Program Co-chairs

    Publication Year: 2011, Page(s): xv
    Request permission for commercial reuse | PDF file iconPDF (111 KB) | HTML iconHTML
    Freely Available from IEEE
  • Organizing Committee

    Publication Year: 2011, Page(s): xvi
    Request permission for commercial reuse | PDF file iconPDF (83 KB)
    Freely Available from IEEE
  • Program Committee

    Publication Year: 2011, Page(s):xvii - xviii
    Request permission for commercial reuse | PDF file iconPDF (94 KB)
    Freely Available from IEEE
  • Steering Committee

    Publication Year: 2011, Page(s): xix
    Request permission for commercial reuse | PDF file iconPDF (86 KB)
    Freely Available from IEEE
  • Reviewers

    Publication Year: 2011, Page(s): xx
    Request permission for commercial reuse | PDF file iconPDF (59 KB)
    Freely Available from IEEE
  • On Detecting Transition Faults in the Presence of Clock Delay Faults

    Publication Year: 2011, Page(s):1 - 6
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (310 KB) | HTML iconHTML

    Shrinking timing margins for modern high speed digital circuits require a careful reconsideration of faults and fault models. In this paper, we discuss detection of transition faults in the presence of small clock delay faults. We first show that in the presence of a delay fault on a clock line some transition faults may fail to be detected. We propose a test generation method for detecting such f... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Testing of Clock-Domain Crossing Faults in Multi-core System-on-Chip

    Publication Year: 2011, Page(s):7 - 14
    Cited by:  Papers (7)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (355 KB) | HTML iconHTML

    Manufacturing test for clock-domain crossing(CDC) defects is a major challenge for multi-core system-on chip(SoC) designs in the nanometer regime. Setup- and hold time violations in flip-flops situated on clock boundaries may lead to catastrophic failures, even when circuits are equipped with synchronizers at clock boundaries. In this work, we comprehensively study the effect of CDC faults, and pr... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • On-Chip Programmable Dual-Capture for Double Data Rate Interface Timing Test

    Publication Year: 2011, Page(s):15 - 20
    Cited by:  Papers (1)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (2074 KB) | HTML iconHTML

    Memory interface speed has been rapidly increasing to overcome the performance gaps between microprocessor and memory. Testing the I/O timing parameters at-speed has become a challenge because of the limitations on the test clock frequencies provided by low-cost testers. This paper presents a technique to generate a dual-capture signal with a programmable delay for both rising and falling transiti... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Time Domain Characterization and Test of High Speed Signals Using Incoherent Sub-sampling

    Publication Year: 2011, Page(s):21 - 26
    Cited by:  Papers (6)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (545 KB) | HTML iconHTML

    High speed signal acquisition and characterization contributes a significant amount to the total test cost of the finished product in modern high speed systems. Incoherent under-sampling allows robust and low cost signal acquisition without requiring a prior accurate knowledge of signal period. In this paper we propose a frequency estimation and signal reconstruction technique for incoherently sub... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Temperature Dependent Test Scheduling for Multi-core System-on-Chip

    Publication Year: 2011, Page(s):27 - 32
    Cited by:  Papers (7)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (535 KB) | HTML iconHTML

    Recent research has shown that some defects are detect resilient under normal or high temperature, therefore tests for those defects must be applied under lower temperature. On the other hand, some tests need to be applied under high temperature to improve the detection sensitivity. Thus temperature dependent testing which applies tests at different temperature ranges is needed. This paper discuss... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Test Scheduling for Multicore SoCs with Dynamic Voltage Scaling and Multiple Voltage Islands

    Publication Year: 2011, Page(s):33 - 39
    Cited by:  Papers (6)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (213 KB) | HTML iconHTML

    In order to provide high performance with low power consumption, modern multicore chips employ dynamic voltage scaling and voltage islands that operate at multiple power-supply voltage settings. Effective defect screening for the embedded cores in such multicore chips requires test application at their different operating voltages, which leads to higher test time and test cost. We propose a fast h... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Selective Test Response Collection for Low-Power Scan Testing with Well-Compressed Test Data

    Publication Year: 2011, Page(s):40 - 45
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (244 KB) | HTML iconHTML

    A new test application scheme is proposed for low-power scan testing, which is able to compress test data significantly. A combination of a scan architecture and an existent test compression scheme can compress test data even better. Test power can be reduced greatly based on the new test application scheme, according to which only a subset of scan flip-flops shifts a test vector or captures test ... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Low Power Test-Compression for High Test-Quality and Low Test-Data Volume

    Publication Year: 2011, Page(s):46 - 53
    Cited by:  Papers (1)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (660 KB) | HTML iconHTML

    Test data decompressors targeting low power scan testing introduce significant amount of correlation in the test data and thus they tend to adversely affect the coverage of unmodeled defects. In addition, low power decompression needs additional control data which increase the overall volume of test data to be encoded and inevitably increase the volume of compressed test data. In this paper we sho... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Multi-cycle Test with Partial Observation on Scan-Based BIST Structure

    Publication Year: 2011, Page(s):54 - 59
    Cited by:  Papers (2)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (283 KB) | HTML iconHTML

    Field test for reliability is usually performed with small amount of memory resource, and it requires a new technique which might be somewhat different from the conventional manufacturing tests. This paper proposes a novel technique that improves fault coverage or reduces the number of test vectors that is needed for achieving the given fault coverage on scan-based BIST structure. We evaluate a mu... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • SSTKR: Secure and Testable Scan Design through Test Key Randomization

    Publication Year: 2011, Page(s):60 - 65
    Cited by:  Papers (2)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (276 KB) | HTML iconHTML

    Scan test is the standard method, practiced by industry, that has consistently provided high fault coverage due to high controllability and high observability. The scan chain allows to control and observe the internal signals of a chip. However, this property also facilitates hackers to use scan architecture as a means to breach chip security. This paper addresses this issue by proposing a new met... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • An Innovative Methodology for Scan Chain Insertion and Analysis at RTL

    Publication Year: 2011, Page(s):66 - 71
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (556 KB) | HTML iconHTML

    While raising the level of abstraction in design methodologies is uniformly accepted as desirable, raising Design For Test of complex VLSI chips is still challenging for both analysis and implementation. Still, testing logic can be described at the RT-level, and inserting it before synthesis has many advantages, among which the ability to debug testability issues early in the design flow, and leve... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Adaptation of Standard RT Level BIST Architectures for System Level Communication Testing

    Publication Year: 2011, Page(s):72 - 77
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (264 KB) | HTML iconHTML

    Test and testability are essential concerns for design in any abstraction level, and are even more challenging for high level designs. Because of complexity of today's designs, design at ESL (electronic system level) using transaction level modeling (TLM) has become a focal point of today's system level designers. However, there are no standard test methods or conventions proposed for this level o... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Rewind-Support for Peak Capture Power Reduction in Launch-Off-Shift Testing

    Publication Year: 2011, Page(s):78 - 83
    Cited by:  Papers (3)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (187 KB) | HTML iconHTML

    Shrinking feature sizes have magnified deep sub-micron effects, resulting in integrated circuits prone to timing-related defects. Stringent test quality requirements have therefore mandated the use of at-speed testing schemes, however, excessive switching activity during the launch operation may result in yield loss. In this paper, we propose a design partitioning technique that can reduce power d... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.
  • Low Power Decompressor and PRPG with Constant Value Broadcast

    Publication Year: 2011, Page(s):84 - 89
    Cited by:  Papers (6)
    Request permission for commercial reuse | Click to expandAbstract | PDF file iconPDF (795 KB) | HTML iconHTML

    This paper discusses a low-power test scheme compatible with both test compression and built-in self-test environments. The key contribution is a detailed analysis showing that a simple power-aware controller may allow significant reductions of toggling rates when feeding scan chains with either decompressed test patterns or pseudorandom vectors. While the proposed solution requires minimal modifi... View full abstract»

    Full text access may be available. Click article title to sign in or learn about subscription options.