An integrated architecture for global interconnects in a gigascale system-on-a-chip (GSoC)

An integrated architecture for global interconnects in a gigascale system-on-a-chip (GSoC) is presented using models for global signal, clock, and power supply wiring networks. Based on the models for wiring resource demand, noise limit, and bandwidth requirement, an interconnect design plane is proposed.