Short-circuit power dissipation estimation for CMOS logic gates | IEEE Journals & Magazine | IEEE Xplore