Micro-RISC architecture for the wireless market

Low-power, embedded, compiler-friendly processors provide increased functionality in highly integrated wireless handsets. The author focuses here on the low-power features of the M.Core architecture and demonstrates its implementation in a cellular baseband transceiver.