A Pipelined 330 MHz Multiplier

An 8 × 8 bit NMOS multiplier test chip for image processing systems has been realized on the basis of a newly designed carry save adder cell, a multiplication rate of 3.3 10
⁸
1/sec (f
c
= 330 MHz) being achieved.