VLSI timing simulation with selective dynamic regionization | IEEE Conference Publication | IEEE Xplore