Architecture of a Hardware Data Interpreter | IEEE Journals & Magazine | IEEE Xplore