An integrated high-level test synthesis algorithm for built-in self-testable designs | IEEE Conference Publication | IEEE Xplore