Test chips for evaluating strong phase shift lithography

Test structures are presented for the evaluation of phase shift lithography at the gate level of a CMOS technology. The structures address the measurement of phase shift printed line width, the evaluation of transistors as a function of phase shifter geometry and the detection of misalignment of contact windows to phase shift printed gates.