Optimization of Processor-to-Hardware Module Communications on Spaceborne Hybrid FPGA-based Architectures | IEEE Journals & Magazine | IEEE Xplore