Power reduction methodology in 28nm SOC production design — What have changed?

Device power characteristic changes significantly in 28nm CMOS technology. Consequently, some power reduction design methods that had been effective and successful in larger technology nodes become less effective or no longer useful in 28nm CMOS designs. This paper describes such changes in power reduction methods from production SOC design perspective.