FPGA based memory efficient high resolution stereo vision system for video tolling | IEEE Conference Publication | IEEE Xplore