Reduction of Luminance Errors Due to Line Load in a PDP With Limited Display Levels | IEEE Journals & Magazine | IEEE Xplore