Metal and silicon burnout failures from CDM ESD testing

Large microprocessors under typical CDM qualification conditions of 500 V exhibit unexpected damage to metal lines, vias, and the active area. Even when designed with reasonable practices, bump metal wiring and ESD devices can fail from current crowding effects, which are exacerbated by the smaller interconnect geometry in advanced CMOS processes.