Architectural evaluation of 3D stacked RRAM caches | IEEE Conference Publication | IEEE Xplore