Controlling ESD damage of ICs at various steps of back-end process

In this work we study the methodology of ESD Event identification and their correlation with operation of equipment at various stages of the back end IC manufacturing. Survey of ESD environment in terms of exposure of ICs to known strength of ESD Events is described. Such correlation is instrumental in identification of sources of ESD damage and in setting up and maintaining ESD-safe environment.