Optimizing routing tables on systems-on-chip with Content-Addressable Memories | IEEE Conference Publication | IEEE Xplore