Challenges for sub-10 nm CMOS devices | IEEE Conference Publication | IEEE Xplore