Design And Verification of a VHDL Model of a Floating-Point Unit for a RISC Microprocessor | IEEE Conference Publication | IEEE Xplore