Power-Aware Register Renaming in High-Performance Processors Power-Aware Register Renaming in High-Performance Processors

This work presents an efficient multi-banked architecture of the register file, and a low-power compiler support which reduces energy consumption in this device by more than a 78%. The key idea of this work is based on a quasi-deterministic interpretation of the register assignment task, and the use of the voltage scaling techniques.