A method to reduce power dissipation during test for sequential circuits | IEEE Conference Publication | IEEE Xplore