Architecture and implementation of an embedded reconfigurable logic core in CMOS 0.13 /spl mu/m | IEEE Conference Publication | IEEE Xplore