SOI-GeOI hybrid substrates elaboration by Ge condensation: Process and electrical properties

The successful fabrication of hybrid SOI-GeOI wafers is reported. Process alternatives are documented by detailed characterizations. This co-integration achieves high hole mobility in Ge islands and high electron mobility in Si islands.