An Efficient Timing Model for CMOS Combinational Logic Gates | IEEE Journals & Magazine | IEEE Xplore