A Study of Variance Reduction Techniques for Estimating Circuit Yields | IEEE Journals & Magazine | IEEE Xplore