An Efficient way to optimize the FPGA routing Architecture | IEEE Conference Publication | IEEE Xplore