Optimization of Wafer-Level Low-Impedance Contact CDM Testers | IEEE Conference Publication | IEEE Xplore