A Domain-Specific Architecture for Accelerating Sparse Matrix Vector Multiplication on FPGAs | IEEE Conference Publication | IEEE Xplore