Comparative Study Between Virtual Synchronous Machine and Virtual Impedance Techniques for Two Paralleled Inverters Sharing a Load | IEEE Conference Publication | IEEE Xplore