Tungsten Gate Replacement Process Optimization in 3D NAND Memory | IEEE Conference Publication | IEEE Xplore