Low Power PVT robust area efficient pulse triggered Flip-Flop Design | IEEE Conference Publication | IEEE Xplore