Si (100)-GaN/Si (111) low temperature wafer bonding process for 3D power supply on chip

In this paper, we describe the wafer bonding technology Si (100) substrate and GaN/Si (111) substrate using surface activated bonding at room temperature and the removal technique for Si (111) substrate underneath the GaN and buffer layers for 3D power-supply on chip.